

Preliminary Design of Scalable Hardware Integrated Platform for LLRF Application

Tuesday, October 24, 2023 5:40 PM (20 minutes)

In this paper, the SHIP4LLRF (Scalable Hardware Integrated Platform for LLRF) based on 6U VPX-standard was designed preliminarily, which includes 6U mother board and two HPC FPGA mezzanine cards (FMCs). The ADC and DAC FMC is based on ADS54J60 from TI and LTC2000Y-16 from ADI, respectively. The mother board is based on Xilinx's KU060, which also features 64-bit DDR4 SDRAM, QSFP and USB3.0 interfaces. Each FMC connector is assigned 58 pairs of LVDS standard IOs and 8 pairs of GTH serial lanes. Besides, the mother board is equipped with the self-developed ZYNQBee2 module based on ZYNQ7010 for slow control such as EPICS. All ADC/DAC raw data in each SHIP4LLEF is compressed lossless without triggering and transmitted to the process board. A scalar quantization method which is in development is used for lossless compression of ADC raw data, the process board will decompress the ADC data and perform a digital algorithm to measure the amplitude and phase of the high frequency signal. This design is scalable for testing and upgradability, meanwhile, the trigger-less data transmission enable this system participate in both local (rack-scale) and accelerator-wide communication networks.

Keyword

VPX-standard, KU060, JESD204B, LLRF

Primary authors: Mr YANG, Haoyan (Tsinghua University); Prof. LI, Jianmin (Tsinghua University); Mr WEN, Jingjun (Tsinghua University); Mr WEI, Liangjun (Tsinghua University); JIANG, Lin (Tsinghua University); Mr PAN, Qitong (Tsinghua University); Prof. XUE, Tao (Tsinghua University); Mr GUO, Xiaowei (Tsinghua University); Prof. LIU, Yinong (Tsinghua University)

Presenter: Prof. XUE, Tao (Tsinghua University)

Session Classification: Hardware

Track Classification: Hardware