

FW/SW framework for SRF cavity active resonance control

Wednesday, October 25, 2023 5:12 PM (5 minutes)

Relater to the high precision active motion controller based on ML, we are going to describe the CI/CD pipeline for testing and deploying the FPGA FW and embedded SW for the Xilinx uBlaze processor that is in use at SLAC. We also introduce the different option to accelerate the SW using HLS flow to target FPGA FW blocks that replace the non performing code. Latest part is to describe the porting from of the XILINX uBlaze processor to the RISC-V architecture and design the CI/CD pipeline to obtain the same results with the open source architecture.

Keyword

firmware, software, CI/CD, risc-v, hls, machine learning, acceleration

Primary authors: RATTI, Alessandro (SLAC); DIAZ CRUZ, Jorge (SLAC)

Co-authors: BENWELL, Andy (SLAC); WANG, Faya (SLAC); DOOLITTLE, Larry (LBNL); MURTHY, Shreeharshini Dharanesh (Lawrence Berkeley National Laboratory); DONNA, maurizio (SLAC National Accelerator Laboratory)

Session Classification: Posters

Track Classification: Hardware