PIP-II Beam Pattern Generator Upgrade using an SOCFPGA

Wednesday, October 25, 2023 5:27 PM (4 minutes)

A prototype beam pattern generator for the PIP-II Linac was tested with beam during the PIP2-IT testing a couple of years ago. This system used Labview as a user interface and for some of the digital signal processing along with the pattern generation performed on an external server. A new design using a COTS sourced SOCFPGA and a DAC board offers the advantages of low hardware and development cost. The pattern generation, digital signal processing and the interface to an external EPICS server are integrated onto the ARM processor of the FPGA. The system design is described and the test results are presented.

Keyword

Primary author: SHUKLA, Hitesh (Fermilab)

Co-authors: Dr VARGHESE, Philip (Fermilab); SANKAR RAMAN, Shrividhyaa (Fermi National Accelerator Laboratory)

Session Classification: Posters

Track Classification: Timing